Describir: Rethinking Caches for Throughput Processors.