The Execution Migration Machine: Directoryless Shared-Memory Architecture.
For certain applications involving chip multiprocessors with more than 16 cores, a directoryless architecture with fine-grained and partial-context thread migration can outperform directory-based coherence, providing lighter on-chip traffic and reduced verification complexity.
| Publicado en: | Computer (00189162) Vol. 48; no. 9; pp. 50 - 60 |
|---|---|
| Autores principales: | , , , |
| Formato: | Artículo |
| Publicado: |
IEEE
Sep2015
|
| Materias: | |
| Acceso en línea: | Ver este registro en EBSCOhost |
| fields | @attributes: recordID: 1 pdfLink: plink: https://search.ebscohost.com/login.aspx?direct=true&db=hlh&AN=109993834&site=ehost-live header: @attributes: shortDbName: hlh uiTerm: 109993834 longDbName: Humanities International Complete uiTag: AN controlInfo: bkinfo: jinfo: jid: 00189162 PUT jtl: Computer (00189162) issn: 00189162 maglogo: N pubinfo: dt: Sep2015 vid: 48 iid: 9 pid: 13605 pub: IEEE artinfo: ui: 109993834 10.1109/MC.2015.263 ppf: 50 ppct: 10 formats: tig: atl: The Execution Migration Machine: Directoryless Shared-Memory Architecture. aug: au: Shim, Keun Sup Lis, Mieszko Khan, Omer Devadas, Srinivas affil: D. E. Shaw Research University of British Columbia University of Connecticut MIT su: Multiprocessors Integrated circuits Directory services (Computer network technology) Telecommunication traffic Transistor circuits sug: subj: Multiprocessors Integrated circuits Directory services (Computer network technology) Telecommunication traffic Transistor circuits keyword: Cache memory data locality distributed caches Distributed databases hardware Instruction sets parallel architectures Parallel processing Program processors Protocols shared memory Software architecture System-on-chip thread migration ab: For certain applications involving chip multiprocessors with more than 16 cores, a directoryless architecture with fine-grained and partial-context thread migration can outperform directory-based coherence, providing lighter on-chip traffic and reduced verification complexity. pubtype: Academic Journal doctype: Article src: R language: English refInfo: copyright: @attributes: flag: Y dt: @attributes: year: 2015 holdings: @attributes: islocal: N |
|---|