Achieving High Performance with FPGA-Based Computing.

The article discusses using high-performance computing (HPC) applications with field-programmable gate arrays (FPGAs) to maximize performance. The authors contend that while significant speedups are possible, to achieve it without expending a lot of development effort (while keeping flexibility, por...

Descripción completa

Detalles Bibliográficos
Publicado en:Computer (00189162) Vol. 40; no. 3; pp. 50 - 58
Autores principales: Herbordt, Martin C., VanCourt, Tom, Yongfeng Gu, Sukhwani, Bharat, Conti, Al, Model, Josh, DiSabello, Doug
Formato: Artículo
Publicado: IEEE Mar2007
Materias:
Acceso en línea:Ver este registro en EBSCOhost
fields @attributes:
  recordID: 1
pdfLink:
plink: https://search.ebscohost.com/login.aspx?direct=true&db=hlh&AN=24466916&site=ehost-live
header:
  @attributes:
    shortDbName: hlh
    uiTerm: 24466916
    longDbName: Humanities International Complete
    uiTag: AN
  controlInfo:
    bkinfo:
    jinfo:
      jid:
        00189162
        PUT
      jtl: Computer (00189162)
      issn: 00189162
      maglogo: N
    pubinfo:
      dt: Mar2007
      vid: 40
      iid: 3
      pid: 13605
      pub: IEEE
    artinfo:
      ui:
        24466916
        10.1109/MC.2007.79
      ppf: 50
      ppct: 8
      formats:
      tig:
        atl: Achieving High Performance with FPGA-Based Computing.
      aug:
        au:
          Herbordt, Martin C.
          VanCourt, Tom
          Yongfeng Gu
          Sukhwani, Bharat
          Conti, Al
          Model, Josh
          DiSabello, Doug
        affil: Boston University
      su:
        Software compatibility
        High performance computing research
        Computer engineering
        Field programmable gate arrays
        Gate array circuits
        Maintainability (Engineering)
        Parallel processing
        Supercomputers
      sug:
        subj:
          Software compatibility
          High performance computing research
          Computer engineering
          Field programmable gate arrays
          Gate array circuits
          Maintainability (Engineering)
          Parallel processing
          Supercomputers
      ab: The article discusses using high-performance computing (HPC) applications with field-programmable gate arrays (FPGAs) to maximize performance. The authors contend that while significant speedups are possible, to achieve it without expending a lot of development effort (while keeping flexibility, portability, and maintainability) is difficult. They tested supercomputers that use FPGAs with applications using 12 specific design methods. The authors believe that each method may be beneficial depending on what the programmer is trying to achieve, but that a broader approach does not yet work because the HPC/FPGA hardware is still in its commercial infancy. They think that eventually new programming models and idioms will be capable of encompassing a broader spectrum.
      pubtype: Academic Journal
      doctype: Article
      src: R
    language: English
    refInfo:
    copyright:
      @attributes:
        flag: Y
      dt:
        @attributes:
          year: 2007
    holdings:
      @attributes:
        islocal: N