| Sumario: | This paper provides detailed information about earlier research works focused on designing and implementing VLSI circuits in terms of power consumption and leakage reduction through various CMOS based methods. A few existing exploration works were centered on diminishing the power spillage in CMOS circuits. Some of them are offered here to comprehend the issues confronted and the fitting arrangements required. Most of the existing methods are developed based on the Domino logic. But, Addition of static inverter is used in the domino logic circuit to eliminate the logic 1 (in precharge phase) to logic 0 (in evaluation phase) transition. This elimination of transition from logic 1 to logic 0 signifies that additional charging and discharging is performed at the output capacitance of static inverter when it is in precharge phase and meanwhile the output of its subsequent evaluation phase is logic 0, which causes significant power dissipation. Thus this paper conducted the detailed literature survey to overcome this power dissipation problem. This problem is solved through various techniques, whereby the pseudo dynamic buffer (PDB) model significantly reduces power dissipation and hence saves power. However, in the PDB model we have logic 1 (in precharge) to logic 0 (in evaluation) transition which results in faulty output when used for designing of cascaded circuits. Thus, to slove this problem, this survey identified Footed Quasi resistance (FQR) is prominent solution as compared to the PDB model, FQR topology solves the problems caused due to cascading. Moreover, FQR model has lower power dissipation as compared to domino logic model.
|
|---|