Learning Your Limit: Managing Massively Multithreaded Caches Through Scheduling.

The gap between processor and memory performance has become a focal point for microprocessor research and development over the past three decades. Modern architectures use two orthogonal approaches to help alleviate this issue: (1) Almost every microprocessor includes some form of on-chip storage, u...

Descripción completa

Detalles Bibliográficos

Publicado en:	Communications of the ACM Vol. 57; no. 12; pp. 91 - 99
Autores principales:	Rogers, Timothy G., O’Connor, Mike, Aamodt, Tor M.
Formato:	Artículo
Publicado:	Association for Computing Machinery Dec2014
Materias:	Cache memory Computer storage devices Microprocessors Computer scheduling Computer architecture Computer science
Acceso en línea:	Ver este registro en EBSCOhost