Learning Your Limit: Managing Massively Multithreaded Caches Through Scheduling.
The gap between processor and memory performance has become a focal point for microprocessor research and development over the past three decades. Modern architectures use two orthogonal approaches to help alleviate this issue: (1) Almost every microprocessor includes some form of on-chip storage, u...
| Published in: | Communications of the ACM Vol. 57; no. 12; pp. 91 - 99 |
|---|---|
| Main Authors: | , , |
| Format: | Article |
| Published: |
Association for Computing Machinery
Dec2014
|
| Subjects: | |
| Online Access: | View this record in EBSCOhost |