Statistical Analysis of Circuit Timing Using Majorization.

Future miniaturization of silicon transistors following Moore's Law may be in jeopardy as it becomes harder to precisely define the behavior and shape of nanoscale transistors. One fundamental challenge is overcoming the variability in key integrated circuit parameters. In this paper, we discuss the...

Descripción completa

Detalles Bibliográficos
Publicado en:Communications of the ACM Vol. 52; no. 8; pp. 95 - 101
Autores principales: Orshansky, Michael, Wei-Shen Wang
Formato: Artículo
Publicado: Association for Computing Machinery Aug2009
Materias:
Acceso en línea:Ver este registro en EBSCOhost